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Electron Mobility and Magneto Transport Study of Ultra-Thin Channel Double-Gate
Si MOSFETs
M. Prunnila∗ and J. Ahopelto
VTT Information Technology, P.O.Box 1208, FIN-02044 VTT, Finland
F. Gamiz
Departamento de Eletro´nica y Tecnolog´ıa de Computadores,
Facultad de Ciencias, Avenida Fuentenueva s/n 18071 Granada, Spain
We report on detailed room temperature and low temperature transport properties of double-gate
Si MOSFETs with the Si well thickness in the range ∼ 7− 17 nm. The devices were fabricated on
silicon-on-insulator wafers utilizing wafer bonding, which enabled us to use heavily doped metallic
back gate. We observe mobility enhancement effects at symmetric gate bias at room temperature,
which is the finger print of the volume inversion/accumulation effect. An asymmetry in the mobility
is detected at 300 K and at 1.6 K between the top and back interfaces of the Si well, which is
interpreted to arise from different surface roughnesses of the interfaces. Low temperature peak
mobilities of the reported devices scale monotonically with Si well thickness and the maximum low
temperature mobility was 1.9 m2/Vs, which was measured from a 16.5 nm thick device. In the
magneto transport data we observe single and two sub-band Landau level filling factor behavior
depending on the well thickness and gate biasing.
PACS numbers: 72,71.70.Di,73.21.Fg, 73.43.-f
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1. INTRODUCTION
Advances in silicon-on-insulator (SOI) technology have
made possible high quality thin channel single-gate and
double-gate (DG) Si metal-oxide-field-effect-transistor
(MOSFET) device structures [1], which are intensively
explored at the moment[2, 3, 4, 5]. These both devices
have many advantages over the standard bulk Si MOS-
FETs. However, DG MOSFETs are usually regarded
as the most promising solution to the problems faced
when the device/gate length is down-scaled into sub-50
nm regime (short channel effects) due to superior electro-
static gate control of the transistor channel charge.[1] In
addition of boosting the gate control the DG devices also
provide other benefits in the form of enhanced electron
mobility.[3, 4, 5]
Apart from the relevance to the microelectronics in-
dustry the SOI material has also enabled investigation of
fundamental phenomena in SiO2-Si-SiO2 quantum well
structures. Unfortunately, the electron mobility at the
Si-SiO2 interface is intrinsically limited by the effects
well known from standard bulk Si-MOSFETs. Despite
this fact, the strong electronic and optical confinement
provided by the SiO2 barrier, many valley Si conduction
band and indirect gap makes this quantum well system
a unique tool to study several interesting effects in, for
example, electron-hole liquids [6] and bi-layer electron
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systems[7, 8].
In this work, we report on the fabrication and detailed
room temperature and low temperature electronic prop-
erties of DG Si MOSFETs with Si well thickness in the
range ∼ 7 − 17 nm. Mobility, electron density and high
magnetic field diagonal resistivity are mapped in large
double-gate bias windows, enabling detailed investigation
of the transport properties at different gate bias (electron
distribution) symmetries.
2. EXPERIMENTAL
The DG MOSFETs were fabricated on commercially
available 100 mm unibond (100) SOI wafers with n−
(batch B) and p− (batch F) Si layer . The nominal Si
film thickness was 400 nm and the buried oxide (BOX)
was 400 nm thick. First, we exchanged the insulating
handle wafer to a n+ wafer to enable efficient metallic
back gating at all temperatures. This procedure began
by a growth of a 80 nm-thick dry oxide at 1000 ◦C. Then
the SOI wafer was vacuum bonded to a n+ (111) Si wafer
with ∼ 2×1019 cm−3 arsenic concentration. The bonded
interface was annealed at 1100 ◦C and the original insu-
lating ∼500 µm-thick handle wafer was removed by etch-
ing in 25% tetramethyl ammonium hydroxide solution at
80 ◦C. Finally the ”old” BOX layer was stripped in a
10% HF and as a result we had a SOI wafer with heavily
doped handle and 360 nm thick SOI film and 80 nm thick
BOX (back gate oxide).
The actual device fabrication for batch F begun by
locally thinning the Si layer in some parts of the wafer
in order to fabricate devices with different Si well thick-
ness, tW. This was done by utilizing standard nitride
2masking and thermal oxidation, i.e., local oxidation of
silicon (LOCOS). Another two LOCOS steps were then
used to define the thin channels and active areas of the
devices. In the channel thinning step the Si thickness
was reduced in the channel regions to create a recessed
source-drain MOSFET structures. To define the active
areas the parts of the Si layer that were not protected by
the nitride mask were fully converted to SiO2. After ox-
ide stripping and wafer cleaning a 40 nm-thick gate oxide
was grown at 1000 ◦C in oxygen - DCE (dichloroethy-
lene) ambient. The applied DCE flow into the oxidation
furnace corresponded to ∼2% of HCl. A 250 nm-thick
polysilicon gate was deposited by CVD, implanted with
As and then patterned with UV-lithography and plasma
etching. The contact areas were implanted with As while
the gate electrode protected the Si channel. A ∼500 nm
thick CVD oxide was deposited and the implanted doses
were activated at 950 ◦C. Finally, after contact window
opening and Al metallization, the samples were annealed
in H2/N2 ambient at 425
◦C for 30 min. Devices in batch
B were fabricated in a similar fashion. The major differ-
ence was that in this batch the active areas of the devices
were defined by etching through the Si layer instead of
LOCOS process.
Figure 1 shows a schematic cross-section of our DG
MOSFET device structure together with HRTEM image
of a device from batch B. Properties of the devices re-
ported here are listed in Table I. The gate oxide thickness
is tOX = 40 nm (43 nm) and the buried oxide thickness
is tBOX = 83 nm (80 nm) for batch F (B). The cited well
type is the Si layer type given by the SOI wafer man-
ufacturer. No intentional doping is introduced into the
channel in order to maximize the low temperature mobil-
ity. Further details about samples B-E721 and B-E742
FIG. 1: (a) Schematic illustration of the cross-sectional device
structure and (b) HRTEM image of Si channel (tW = 18 nm)
of a DG MOSFET from batch B.
TABLE I: Device parameters: tW - Si well (channel) thick-
ness, type - type of the Si well, µmax - maximum (or peak)
mobility, Tµ,max - temperature where µmax was measured.
Device tW(nm) type µmax(m
2/Vs) Tµ,max(K)
B-E721 16.5 n− 1.91 4.2
B-E742 17.3 n− - -
F-E741 6.8 p− - -
F-E73 7.0 p− 0.76 1.6
F-E42 14.2 p− 1.37 1.6
can be found from [8] and [5], respectively.
All electrical characteristics reported here were ob-
tained from Hall bar structures with 100 × 1900 µm2
channel dimensions and a 400 µm voltage probe distance.
We used two different methods to determine the electron
density N : ”split” capacitance-voltage (SCV) method [9]
at room temperature and Shubnikov-de Haas (SdH) os-
cillations at low temperature. The mobility (or effec-
tive mobility) was determined from µ = σ/eN where
σ is the conductivity measured by a four point method
and e is the electronic charge. In the room tempera-
ture SCV measurements we used Agilent 4294A preci-
sion impedance analyzer at frequency of 691 Hz. This
frequency was low enough to provide results that were
independent of the channel resistance when all the volt-
age probes and the source and the drain were connected
to the virtual ground of the analyzer. The channel con-
ductivity was determined by Agilent 4156 C precision
semiconductor parameter analyzer. DC offsets were sys-
tematically removed from this data by applying at least
four different source-drain bias values at each gate volt-
age point. In the low temperature characterization the
samples were mounted to a sample holder of a He-3
cryostat and the electrical measurements were performed
utilizing standard low frequency lock-in techniques. A
combination of voltage and current excitation was uti-
lized in order to keep the source-drain bias from heating
the electrons above the lattice temperature at sub-1 K
temperatures.
3. RESULTS AND DISCUSSION
3.1. Room Temperature Mobility
Figure 2 shows experimental constant mobility and
electron density contours of two DG MOSFETs with
tW = 6.8 nm (F-E741) and tW = 17.3 nm (B-E742) as a
function of top gate voltage V TG and back gate voltage
VBG at 300 K. The family of curves explicitly shows how
the electron mobility behaves as a function of carrier den-
sity and gate biases. We can see that for both devices
on any of the constant N contours the mobility maxi-
mum occurs in the vicinity of the symmetric gate bias
line VTG/ tOX = VBG/tBOX [dashed black lines in Fig.
2]. When gate bias asymmetry is increased the mobil-
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FIG. 2: Effective electron mobility µ (black thin curves) and SCV electron density N (gray thick dashed curves with gray bold
labels) as a function of top gate voltage VTG and back gate voltage VBG measured from (a) 6.8 nm thick and (b) 17.3 nm thick
DG device at 300 K. The contour spacing for N is 1.0×1016m−2. For µ the spacing is 0.1 and 0.2×10−2 m2/Vs in (a) and (b),
respectively. The dashed line is the symmetric gate bias line VBG = VTGtBOX/ tOX.
ity decreases monotonically. The mobility enhancement
towards the symmetric bias line can be related to the
volume inversion/accumulation effect, where the electron
gas spreads through out the whole Si well. This is illus-
trated by self-consistent Hartree electron distributions in
Fig. 3.
The mobility modulation along the constant N con-
tours follows mainly from the modulation of phonon scat-
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FIG. 3: Self-consistently calculated quantum mechanical elec-
tron distribution in the Si well at different electron density
values (N = 1,2,4,6,8,10×1016 m−2 from bottom to top) at
symmetric gate bias at 300 K. The calculations were per-
formed for 12 sub-bands within the Hartree approximation.
tering, surface roughness scattering, and conduction ef-
fective mass.[3, 10] The first two have minimum and the
latter maximum at symmetric bias. However, the phonon
and the surface roughness scattering have the strongest
influence on the mobility [10] and this leads to the exper-
imentally observed behavior of Fig. 2. The large differ-
ence between the magnitude of the mobilities of the two
devices follows from the Si well thickness dependency of
the effective mobility (not from sample quality) and it is
consistent with Monte Carlo simulations [10] and exper-
iments of other groups [4].
It is evident from Fig. 2(a) that the mobility maxima
do not occur precisely on the symmetric bias line for the
thinner device F-E741 at higher electron densities; the
maxima are shifted towards larger (smaller) VTG (VBG).
More careful inspection reveals that the behavior is actu-
ally similar for the thicker device B-E742. The observed
effect is brought out more clearly in Fig.4, which shows
the top interface (VBG = 0), back interface (VTG = 0),
and symmetric bias mobilities as a function of electron
density . We can observe that the back interface mobility
falls below the top interface mobility in both devices at
high electron densities. As this top/back interface mobil-
ity difference increases as a function of electron density
we interpret that the Si-BOX interface has larger surface
roughness than the Si-gate oxide interface.
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FIG. 4: Top and back interface and symmetric gate bias ef-
fective electron mobility as a function of SCV electron density
at 300 K.
3.2. Magneto Transport
Figure 5 shows the diagonal resistivity ρxx measured
as a function of top and back gate voltages from two DG
MOSFETs F-E73 (tW = 7.0 nm) and F-E42 (tW = 14.2
nm) at B = 9.0 T at 0.27 K. The numbers inside the axis
indicate the Landau level (LL) filling factors ν = Nh/eB.
The bright and dark color correspond to low and high
ρxx, respectively. In the white regions ρxx ∼ 0 and Hall
resistance ρxy is equal to integer quantum Hall (QH)
value h/e2ν. The obscured maximum slightly below the
symmetric bias line and close to the threshold in both
ρxx data is an experimental artefact (present below ∼ 1
K).[11] We first draw our attention to the LL filling fac-
tor behavior of the thin sample F-E73 [Fig.5(a)]. We
can observe that the ρxx minima are continuous trajec-
tories, which suggest that only the ground 2D sub-band
is populated. The constant LL trajectories ν = 4(k+1),
ν = 2k + 3 and ν = 4k + 2 (k = 0, 1, 2...) can be re-
lated to cyclotron, valley and spin gaps, respectively.
When the gate biases confine the electron gas closer to
the back interface (VBG > VTGtBOX/ tOX) the ρxx min-
ima corresponding to ν = 6 and ν = 10 become shallow.
This weakening of the minima can be addressed to the
stronger elastic scattering in the vicinity of the Si-BOX
interface, which was already detected in the room tem-
perature mobility (see also next sub-section), leading to
disorder broadening of the LLs.
The thick sample F-E42 [Fig.5(b)] behaves similarly in
comparison to F-E73 when electron density is low (small
ν) and also when VBG . 0.5 V or VTG . 0.25 V. This
indicates single sub-band occupation and the ρxx mini-
mum trajectories can be addressed to cyclotron, valley
and spin gaps as was done above. In the bias region
where VBG & 0.5 V, VTG & 0.25 V and ν > 4 the tra-
jectories are broken into a 2D pattern, which is a signa-
ture of two sub-band (bi-layer) transport [7, 8, 12]. By
analyzing the SdH oscillations of ρxx as a function of in-
verse magnetic field (at 0.3 K) in the spirit of Ref. [13]
along the symmetric bias line we find that when top gate
is adjusted between VTG = +0.9 − +2.78 V the energy
spacing of the bonding - antibonding sub-bands, ∆BAB,
varies monotonically from 23 to 2 meV.
The threshold for the second sub-band is already at
VTG ≈ 0.75 V on the symmetric bias line, which is
roughly on the ν = 3 trajectory in Fig. 5(b). Therefore,
Zeeman and valley splitting can push the lower valley
spin down state of the second sub-band in to the valley
gap ν = 3 of the first sub-band around the symmetric
bias, where ∆BAB has a minimum value. This could ex-
plain the destruction of the ν = 3 QH state (appearance
of finite ρxx) at symmetric gate bias. Note that the ef-
fect is complicated by the possible symmetry dependency
of valley splitting[7] and also by modulation of interface
trap Coulomb scattering. These effects will be further
explored elsewhere.
3.3. Low Temperature Mobility
Figure 6 shows experimental constant mobility con-
tours at 1.6 K and SdH electron density contours of de-
vice F-E73 as a function of VTG and VBG. The electron
density is determined from SdH oscillations at 0.27 K: N
is obtained from similar constant ν trajectories in ρxx at
constant magnetic field that were discussed above. Mag-
netic field value of B = 2.5 T was chosen in order to
keep all ρxx minima clearly above zero, which enabled
accurate determination of constant LL trajectories. In
the conductivity measurement at 1.6 K a small magnetic
field (0.2 T) was applied to suppress the quantum cor-
rections of conductivity.
The electron density and gate bias symmetry depen-
dency of low temperature mobility of F-E73 in Fig. 6
closely resembles that of room temperature effective mo-
bility of F-E741 [Fig. 2(a)]. Due to absence of phonon
scattering the asymmetry in the elastic scattering proper-
ties of the two interfaces is now brought out more clearly.
It is evident that the maximum mobility is shifted from
the symmetric gate bias position towards larger VTG and
smaller VBG on any of the constant N contours.
If we adjust the gate voltages along an arbitrarily cho-
sen straight line (direction) in Fig. 6 in such a fashion
that N increases the mobility shows the typical MOS-
FET behavior, where the mobility first increases at low
carrier density, reaches a maximum value and then de-
creases at high carrier density. This behavior can be
addressed to well known elastic scattering mechanisms:
Coulomb scattering that is most effective at low N and
interface roughness scattering that is most effective at
high N .[14]
5FIG. 5: Gray scale plot of longitudinal resistivity ρxx of two DG MOSFETs at B = 9.0 T at 0.27 K. The dashed line is the
symmetric gate bias line VBG = VTGtBOX/ tOX. The gray scale is proportional to ρxx: dark and light color correspond to high
and low resistance, respectively. The regions showing the grid are excluded in the measurements. The numbers inside the
axis indicate the Landau level filling factors ν. Only few ν are indicated in (b) and missing values can be simply obtained by
counting the minima.
When tW & 10 nm the second sub-band becomes pop-
ulated even when both gates have a modest positive
bias, as was demonstrated in the previous sub-section.
This alters the mobility behavior and in general the sim-
ple Coulomb/surface roughness-scattering picture is lost.
Further effects arises from the fact that in some bias
ranges the electrons in the second sub-band can be local-
ized [8]. The co-existence of localized and non-localized
electrons complicates the scattering mechanisms [15, 16]
and discussion of such effects is beyond the scope of this
paper. Therefore, full VTG − VBG mobility dependency
of the devices with tW & 10 nm will be reported else-
where. Here we only cite the maximum mobilities, which
can be found from Table I. The maximum mobility µmax
decreases with decreasing tW as expected. µmax scaling
with t W is consistent with recent experimental observa-
tions on single gate SOI devices[17].
Finally, we note that as the maximum mobilities for
all devices are relatively high it is unlikely that the mo-
bility degradation at the back interface could originate
from increased Coulomb scattering; the degradation is
mainly due to interface roughness scattering. High mo-
bility also indicates extremely low interface trap density,
which justifies our assumption that in the room tempera-
ture measurements the SCV electron density corresponds
to that of mobile electrons.
4. SUMMARY
In summary, we have reported on detailed room tem-
perature and low temperature transport properties of ul-
trathin channel double-gate Si MOSFETs. The devices
were fabricated on SOI wafers utilizing wafer bonding,
which enabled us to use heavily doped metallic back gate.
The devices showed mobility enhancement effects at sym-
metric gate bias at room temperature, which is the finger
print of the volume inversion/accumulation effect. Small
asymmetry in the mobility could be detected at 300 K
between the top and back interfaces of the Si well. The
effect could be enhanced at low temperatures and the
mobility asymmetry was interpreted to arise from dif-
ferent interface roughness of the top and back interface.
Low temperature peak mobilities of the reported devices
scale monotonically with Si well thickness and the max-
imum low temperature mobility was 1.9 m2/Vs, which
was measured from a 16.5 nm thick device. From the
magneto transport data we observed single and two sub-
band transport effects depending on the well thickness
and gate biasing.
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FIG. 6: Contour plot of electron mobility µ (black thin curves
with black labels) and SdH electron density N (gray thick
dashed curves with gray bold labels) measured from the 7.0
nm thick DG device. Mobility is determined from conduc-
tivity measured at 1.6 K and SdH electron density, which is
measured at B = 2.5 T at 0.27 K. The contour spacing for µ
above (below) 0.4 m2/Vs is 0.02 m2/Vs (0.05 m2/Vs). The
dashed diagonal line is the symmetric gate bias line.
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